Open in app
Home
Notifications
Lists
Stories

Write
+Ch0pin🕷️
+Ch0pin🕷️

Home

About

Aug 4

ARM 64 Assembly Series — Data Processing (Part 2)

Previous posts: Basic definitions and registers, lab setup, offset and addressing modes, Load And Store, Branch, Data Processing Part 1 — In the first part of the data processing instruction set we talked about arithmetic, logical, move and shift operations. …

5 min read

ARM 64 Assembly Series — Data Processing (Part 2)
ARM 64 Assembly Series — Data Processing (Part 2)

Aug 1

ARM 64 Assembly Series — Data Processing (Part 1)

Previous posts: Basic definitions and registers, lab setup, offset and addressing modes, Load And Store, Branch — So far we talked about load, store and branch instructions and it is time to discuss about a (long) set of instructions that can be used to process data. …

Assembly

6 min read

ARM 64 Assembly Series — Data Processing (Part 1)
ARM 64 Assembly Series — Data Processing (Part 1)

Jul 21

ARM 64 Assembly Series — Branch

Previous posts: Basic definitions and registers, lab setup, offset and addressing modes, Load And Store — In the previous post we talked about the ldr and str instructions which can be used to transfer data bidirectionally between a memory address and a register (or pair of registers): In this post we are going to talk about branch instructions and how they can be used in order…

Arm

7 min read

ARM 64 Assembly Series — Branch
ARM 64 Assembly Series — Branch

Jul 14

ARM 64 Assembly Series — Load and Store

Previous posts: Basic definitions and registers, lab setup, offset and addressing modes — As we discussed in the previous post: The AArch64 architecture supports a single instruction set called A64 which consists of fixed-length 32 bit instructions that can be used to: Load and store data, change the address of the next instruction to be executed, perform arithmetic or logical operations, perform a…

Arm 64

7 min read

ARM 64 Assembly Series — Load and Store
ARM 64 Assembly Series — Load and Store

Jul 8

ARM 64 Assembly Series — Offset and Addressing modes

Lab Set up Before we start exploring the AArch64’s instruction set, let us first set up our lab and run the traditional “Hello world”, just to make things a bit more interesting. Here is a handy script which I found here to help you setup your raspberry pi testing machine: If everything…

Aarch 64

6 min read

ARM 64 Assembly Series — Offset and Addressing modes
ARM 64 Assembly Series — Offset and Addressing modes

Jun 21

ARM 64 Assembly Series— Basic definitions and registers

Main Definitions ARM is an acronym for Advanced RISC Machines and if it is not followed by a noun, it refers to a family of processors (CPUs) that are designed based on the architecture developed by Arm Ltd., a British company based in Cambridge, England. RISC is another acronym which stands for…

Arm 64

6 min read

ARM 64 Assembly Series— Basic definitions and registers
ARM 64 Assembly Series— Basic definitions and registers

Jun 6

The toddler’s introduction to Heap Exploitation, House of Lore(Part 4.5)

Similarly to other heap exploitation attacks that we saw so far, the idea behind the House of Lore (HoL) is to trick malloc to return a pointer to a memory location which is controlled by the attacker. HoL (ab)uses the way that ptmalloc handles the small bin entries although the…

5 min read

The toddler’s introduction to Heap Exploitation, House of Lore(Part 4.5)
The toddler’s introduction to Heap Exploitation, House of Lore(Part 4.5)

May 31

Pending Intents: A Pentester’s view

Few days ago I came across an interesting case of vulnerability posted at the AndroidInfoSec’s facebook page. Since there are not many references on the specific subject I decided to take a short break from my heap exploitation series and cover this topic in a blog post. Before we move…

Mobile Security

6 min read

Pending Intents: A Pentester’s view
Pending Intents: A Pentester’s view

May 20

The toddler’s introduction to Heap Exploitation, House of Spirit(Part 4.4)

Please let me know, if I start to sound weird…. The Author House of Spirit The specific attack was initially introduced on October 11th 2005, on the bugtraq mailing list by Phantasmal Phantasmagoria, with the title The Malloc Maleficarum. …

Heap Exploitation

4 min read

The toddler’s introduction to Heap Exploitation, House of Spirit(Part 4.4)
The toddler’s introduction to Heap Exploitation, House of Spirit(Part 4.4)

May 7

The toddler’s introduction to Heap Exploitation, Unsafe Unlink(Part 4.3)

Exploiting a heap overflow vulnerability is not always straightforward. Between else, the allocator imposes various checks during the chunk assignment/freeing process which require extra steps in order to achieve an exploitable result. In this post we assume that we have discovered such a vulnerability and we are going to explore…

Heap Exploitation

9 min read

The toddler’s introduction to Heap Exploitation, Unsafe Unlink(Part 4.3)
The toddler’s introduction to Heap Exploitation, Unsafe Unlink(Part 4.3)
+Ch0pin🕷️

+Ch0pin🕷️

https://www.linkedin.com/in/valsamaras/, developer of https://github.com/Ch0pin/medusa. Posts are solely my own and do not express the views of my employer.

Following
  • Kal

    Kal

  • Sayed Abdelhafiz

    Sayed Abdelhafiz

  • John Wu

    John Wu

  • Ole AndrĂ© Vadla RavnĂĄs

    Ole André Vadla Ravnås

Help

Status

Writers

Blog

Careers

Privacy

Terms

About

Knowable